I'm still not 100% sure what exactly this is, even after reading the description thrice. Is it basically a RISC-V core in a system with standard x86 PC peripherals, i.e. a very odd but theoretically possible configuration to emulate, in the same way that QEMU (of the same author) lets you attach e.g. a classic VGA controller to an ARM core?