Records are really great in theory but I have usually found difficult in practice. Mixing them with Verilog or SystemVerilog sometimes is not possible or requires a wrapper of sorts. And then of course tool support varies but that's FPGA dev!