Its always the same set of problems. FPGAs take too long to synthesize, place and route. Not much internal visibility or its not trivial to dbeug. not enough capacity as chips are becoming bigger and bigger.