There would be more circuitry to divide the addresses. I haven't done too much with hardware (only some light FPGA experience), so I don't know how much extra, but it doesn't feel like it would be prohibitive. I could be wrong.
(If you're aware of someone doing analysis on that, I'd be curious to see it -- I haven't seen any.)