RISC-V is one of those experimental architectures that hardly anyone is actually using, isn't it?

Tier 3, or no support at all, seems an appropriate designation.