ASICs may be too slow to iterate. If we want to close the development loop faster, I think FPGAs are a way to do so. With everything moving so fast nowadays, by the time the ASICs are ready for production, they could be already outdated, so FPGAs could be a quick way to test some novel designs, with or without LLMs' help.