An ASIC won't help until models are compute bound. They're still memory bound at all levels.
Startups burning through VC money to build massive warehouses full of hardware those models need to run on currently seem to be quite power grid connector bottlenecked. A more efficient chip would help.