(author) My understanding is that they're wired into the AMD southbridge which provides them over memory mapped I/O.