It took me about 20 minutes to make a basic FPGA-friendly implementation of the CPU core in Verilog, but the 256KB of ram is pretty expensive (16-bit color seems excessive for such a simple core!).
As always it is a tradeoff, and given many designs don't need much block memory, or need so much memory that external memory is a better choice anyway.