RISC-V takes a different approach to branching, even compared to other RISC processors. There are no status registers AKA condition codes.