While the tool creates the chip by placing at the gate level, the designs themselves can be studied at the transistor level if you want. You can study the actual chip gds file or look up the gds for each standard cell individually.