Can you point to something specific in the Arm ISA for embedded CPUs that makes it less power-efficient than the RISC-V equivalent?