ParentFull threadjhallenworld·It should compare the synthesizable subset of System Verilog with the same for VHDL.View on HN