Makes me wonder how Verilog isn’t used as a netlist format for PCB schematics. It’s used all the time as an interchange format for netlists from synthesis to APR, netlists of analog schematics, etc. Could just as easily be deployed to board schematics.