I hope they finally make Xilinx's netlist open source. Hardware design and verification tooling feel like they're 40 years behind software's.