Its not only due to cache misses. If the memory access is not aligned a bus fault will be raised in a lot of CPU architectures.

Thats the 70s problem described in the documentation