Please forgive any ignorance on my behalf. Does work like this make it any more possible for someone to engineer an FPGA-based replacement? I don't know too much about FPGAs, I just imagine that seeing the arrangement of the gates on the chip makes its functionality a little more transparent, and this a bit more possible.