The entire EDA stack from front to back is so ridiculously bad. System Verilog, UVM and the ecosystem that works on it are equally terrible. Just depressing all around.
I’d love to have the momentum around open source EDA tools. At this point I’m not hopeful though.