How much CPU does it require, realistically, to implement an asymmetric + XOR cipher? Each pager would have a key pair provisioned by the provider. The provider would generate a unique key for each message and then use the pager's public key to encrypt that and send it along with the XOR-ed message. I'd bet you could decrypt that on a weak-ass microcontroller.