New to the hardware land, so the core argument here is that CISC instructions are not fixed in length, so decoding becomes less efficient?
I think with x86 Intel and AMD are basically brute forcing this by just pulling instructions off a random position and hoping it’s a correct offset, but it’s very inefficient.