Yeah that’s right. All the counters use the same indexing scheme, so all accesses to the same cache line should be on the same core.