Is there a way to make these data structures hardware friendly? So that SIMD instructions can be used, memory is traversed continuously, without multiple pointer indirections, etc?
Are there any blogposts about this?
Are there any blogposts about this?
For a hint, have a look at how a CPU implements the LRU cache (eg. L1, L2). It’s not rocket science.