There is a link in https://github.com/YosysHQ/yosys/wiki/VHDL-frontend-efforts