Hacker News Reader

Comment by deepnotderp | Hacker News Reader

Monolithic 3D is also sometimes called "sequential 3D". In essence, instead of current 3D integration which fabricates several 2D chips, then thins them, adds TSVs, aligns and then finally bonds them, Monolithic 3D makes 3D chips layer by layer.

The advantages are that it can have extremely dense chip to chip connections, as much as ~10,000X as dense as TSVs (literally) and no ESD diode capacitance (can be as much as ~50fF!!).

The disadvantages are that copper interconnects melt above ~400 degrees celsius, and we are around ~1200 degrees celsius to make transistors. There are a few ways around this but they usually result in crummier transistors.

View on HN

From what I understand, another disadvantage of monolithic 3D are the yield implications.

When you fabricate several 2D chips and then integrate them, it allows you to test those 2D chips for errors separately before the integration, which should give you better yields overall.

Yes, that's a major problem as well since it's an exponential issue.

people mention terrible heat dissipation in 3D, do they allocate thermal vias between the layers?

Yes, although this can be an extra challenge in monolithic 3D because it often involves oxide layers and thin silicon * between transistor layers, which makes the heat conduction much worse.

*due to violation of Fourier theory of heat.

How difficult would it be to replace current oxide layers with something like BeO?

I don't think anyone's tried but there can be all sorts of "fun" issues, e.g. directly putting many high-k oxides onto transistors results in fermi level pinning.

EDIT: I did look at this idea some time back and I believe AMD even has a patent on it (though I might be mistaken), it's possible, but might cause unexpected issues.

Thanks -- any recommendations on a textbook for better understanding semiconductor physics?

I'm a physics major, but haven't gotten to do much semiconductor coursework yet.

So the issue is that stuff like this (e.g. Fermi level pinning induced by HfO2 directly on Si without a metal gate) tends to be industry "secret" stuff and tends to not be in textbooks. You'll usually catch this info from talking to process engineers and reading papers.

the same toxic ceramic than in magnetron ? .. scary

Reply on news.ycombinator.com