Conveniently those requirements exactly matched the buffers of legacy FPGA designs. Funny that.