Checkout SpinalHDL it keep much more of your hardware description semantic inside the generated Verilog