Does someone use Chisel language for FPGA programming? I'm using Verilog for my Altera DE1-SoC because it used in "Computer Principles and Design in Verilog HDL".