For everyone still confused
Verilog --> imperative language
EDA --> IDE + compiler
GDS --> Assembly Verilog --> imperative language
EDA --> IDE + compiler
GDS --> AssemblyNo comments yet.