Unlikely for many years (if ever), compiling HDL down to an image to flash FPGA with takes hours. Routing wires etc is very difficult process and is very compute intensive.

JIT for FPGA is quite possibly mathematically impossible.