I'm an FPGA/ASIC engineer that does some software as a hobby (mostly clojure, some python. C and Pascal if you go back far enough).

Although I focus more on verification these days, I've done ASIC design for about 16 years.

I'd be very interested in working with anyone on figuring out if we can make something better by leveraging hardware.