All multi-core Intel chips have cache coherence. Intel might not have incorporated the paper's approach to scaleable cache coherence because they don't have a substrate to put 512 x86 cores on.