Xilinx Virtual Cable – debug FPGA/SoC designs without a physical cablegithub.com1 point·unwind··0 commentsOpen articleSaveView on HN