the solution here is to release the schematics, and the resaulting gate-level netlists. People who want to verify designs can use scan/jtag to verify that designs do waht they claim