I believe this is a relevant source: http://www.arm.com/products/system-ip/interconnect/corelink-...

The L3 cache is 'integrated', which I presume means it's different names for the same thing.