FPGAs cannot model a transistor level design - you would need to replicate the mask set for that.