From Wikipedia:

"Originally, Verilog was intended to describe and allow simulation; only afterwards was support for synthesis added."

http://en.wikipedia.org/wiki/Verilog#History