Here's another ALU example in Verilog that I've found useful: http://lgjohn.ecen.ceat.okstate.edu/4243/lectures/aludesver....