It is the repartition of the size of the differents parts of the structure on the fpga.