So uh, isn't it just L4 cache like 3D V-Cache or in Intel's own terminology, bLLC? I just don't see how they violated data hierarchy to be more useful