ParentFull threadcpldcpu·CISC view: Its another adressing mode.RISC view: SUBLEQ is already four instructions (2x memory access, alu, branch)View on HN