ParentFull threadtmzt·Using LLM to target an FPGA would be interesting, generate the Verilog/VHDL.View on HN