> While true I do worry that it's mandating a pi 5 for each tile? And who knows how specific it is to the 5.
In the multi-tile array it apparently still only needs one Pi [1] as the FPGAs do the heavy lifting.
In the multi-tile array it apparently still only needs one Pi [1] as the FPGAs do the heavy lifting.