ParentFull threadpjdesno·What's not guaranteed for "normal" loads and stores on many architectures is the order in which writes become visible to other CPU cores.View on HN