Cool. There has also been some effort for coding agents generating hardware descriptions e.g. in Verilog (see e.g.
https://arxiv.org/html/2408.08927v1). Wonder how good they are today. Also in hardware design we could now switch to intent- and constraint based specifications in semi-formal human specification language and let the LLM write the SystemVerilog with assertions and do the testing.