ParentFull threadsnvzz·logic could be in a CPLD or FPGA, leaving only the analog portion discrete.View on HN