The next generation will include another processor to offload the inference from the RISC V processors used to offload inference from the host machine.