I’ve been looking for any reason to relearn Verilog and this might give me my first idea.

Such a cool idea. Thank you.