ParentFull threadoldgradstudent·Just curious, do they have a migration plan? Have they started new designs using Verilog/SystemVerilog/VHDL?View on HN