Improving Verilog Four State Logic | Hacker News Reader