Verilog has a sliding-window part select, which produces a slice that has a fixed width. It's an lvalue expression (it can be assigned to). It's ternary.

array[addr +: W]

or

array[addr -: W]

The former chooses W elements beginning at addr, the latter chooses W elements ending at addr.